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Please cite this article in press as: N.V. CvetkovIn this work a high-k double-gate pentacene ﬁeld-effect transistor architecture is presented. The devices
are fabricated on a ﬂexible polyimide substrate by three aligned levels of stencil lithography combined
with standard photolithography. ALD-deposited high-k HfO2 and parylene D device passivation, together
with Pt top-gate deposition provide very good electrostatic control of the channel, showing low leakage
current and improved subthreshold. The ION/IOFF ratio is of the order of 106 and the IOFF lower than
0.1 pA/lm. We also report a comparison of the normal, FET-like (VD < 0) and reverse, diode-like
(VD > 0) modes of the p-OFET. We ﬁnd a higher current drive in the reverse diode-like mode compared
to normal FET-like mode. The reverse mode has clearly deﬁned OFF and ON states versus the drain
voltage and non-saturated output characteristics, which makes it suitable for the use in RF and analog
applications of OFETs.
 2011 Elsevier B.V. All rights reserved.1. Introduction
Organic thin ﬁlm transistors have gained attention as possible
building blocks for electronic application. Various architectures
have been demonstrated, combining bottom-gate or top-gate elec-
trodes [1] with top or bottom source and drain. The main goal of
these approaches is to improve the electrostatic control of the gate
over the pentacene conductive channel as well as to reduce the
contact resistances at the source and drain regions [2]. A high gate
capacitance combined with a high mobility of carriers in the organ-
ic semiconductor is crucial for high performance OFETs operating
at frequencies higher than tens of MHz. Hafnium oxide (HfO2) with
high dielectric constant going from 11 up to 25 depending on
deposition method [3,4] is today a well-controlled and understood
high-k dielectric with low-current leakage, used in modern CMOSll rights reserved.
Cvetkovic), juergen.brugger@
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ic et al., Microelectron. Eng. (20ICs. Therefore, its use to improve the performance of OFET is
well-motivated.
In this work we present a double-gate architecture of pentacene
OFET in which a single (bottom) gate controls the on-current, using
a thin gate dielectrics (<50 nm), with top-contacted source and
drain regions, fabricated on an organic ﬂexible substrate. Other
reported works have used either thicker dielectric layer or top-
contact but with longer channels (50 lm) [3,4]. In our previous
work [5] we have reported on the role of a second top metal gate
to control the OFF-current and the subthreshold swing in such
OFET devices. This double-gate solution is implemented in the
new device without using a high-k dielectric for the top-gate, as
the role of the top gate is not for dictating the on-current level.
We also concentrate on the operation of high-k double-gate
OFETs in the normal and reverse regimes, corresponding to
positive and negative drain voltages respectively used together
with a negative gate voltage in the ON state. We will show that
the operation in reverse regime is able to offer increased current
drive and higher transconductance than normal mode enabling
higher frequency operation of the analog OFET transistor.11), doi:10.1016/j.mee.2010.12.086
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High-k gate Organic Field-Effect Transistors (OFETs) are struc-
tures composed of several thin layers: metal gate and dielectric
layers on top of which thin ﬁlm of pentacene is deposited through
a stencil, and source and drain areas and electrodes made of gold.
OFETs are fabricated using a combination of standard and stencil
lithography methods [5,6]. First step is a deposition of ﬂexible
(12 lm thick, Fig. 1a and b) polyimide substrate by spin-coating
on a silicon wafer. The deposited layer is then soft-baked at 70 C
to remove the solvent and hard-baked for 4.5 h at 300 C in order
to gain sufﬁcient level of polymerization. Afterwards (Fig. 1c) the
gate metal electrode, 5-nm thick Ti adhesion layer and 35 nm thick
Pt layer, are deposited by standard lithography lift-off process
using EVG150 coater and developer system for positive resist and
e-beam evaporation process in Leybold Optics Lab 600H evapora-
tor (rate of 4 Å/s). Next, 50 nm layer of HfO2 is deposited by atomic
layer deposition (ALD) at 200 C as gate dielectric (Fig. 1d). Another
standard lithography step (Fig. 1e) for deﬁning the location of vias
holes for gate contacts is done. Dry etching through the vias holes
is performed in Adixen AMS200 etcher system, optimized for Deep
Reactive Ion Etching. Next, 10 nm thick Ti adhesion layer, posi-
tioned bellow source and drain contact pads is deposited using an-
other lift-off lithography process (Fig. 1f). The deposition of the
active semiconductor material, triple-puriﬁed 50 nm thick penta-
cene from Sigma–Aldrich is done by evaporation through an
aligned full-wafer stencil in a Vacotec thermal evaporator (rate:
1 Å/s), at a pressure of 9.1107 mbar, shown on Fig. 1g. A second
aligned stencil is used for the e-beam evaporation of 100 nm thick
Au source and drain contacts (Fig. 1h). The top passivation layer,
200 nm thick parylene D, is deposited by CVD process in Comelec
C-30-S parylene deposition system (Fig. 1i). Finally, the top-gate,
100 nm thick layer of Pt was deposited by e-beam evaporation pro-
cess using Leybold Optics Lab 600H and it is shown on Fig. 1j. Every
step, except the deposition of parylene D passivation layer is done
in a cleanroom environment. Flexible polyimide substrate is easily
detached from a rigid Si handle wafer simply by peeling off the
ﬁlm, shown on Fig. 1k. The device cross section and an example
of ﬂexible substrates with various fabricated structures are shown
in Fig. 2.
Electrical characterization of devices is performed using a Mic-
rotech Cascade probing system through the top passivation layer.Fig. 1. Processing steps for the fabrication
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A high-k HfO2 layer as a gate dielectric is fabricated by ALD at
deposition temperature of 200 C. This process is compatible with
polyimide ﬂexible substrate given the fact that polyimide has a
high temperature stability and can handle temperatures as high
as 300 C. A very high capacitance (330 nF/cm2) was obtained by
a ﬁlm thickness of 50 nm giving the dielectric constant of
k = 18.6. Several parallel MIM (metal–insulator–metal) plate
capacitors of plate areas from 50  50 lm to 150  150 lm were
fabricated. Dielectric properties of this material were characterized
using capacitors having the biggest plate area (150  150 lm).
Leakage current was very low; in the order of few to few tens of
pA. Two different characterizations tools were used to conﬁrm
the value of capacitance. Hewlett–Packard 4284A Precision LCR
meter at 1 kHz frequency shows the C = 74.2 pF value for the
capacitor with the plate surface of 150  150 lm, which corre-
sponds to a dielectric constant of k = 18.6. This value was further
conﬁrmed using Quasi-static Agilent 4156C DC analyzer (Fig. 3,
red, left scale). Comparison with low-k dielectric capacitor of the
same plate surface area but different dielectric thickness (230 nm
of spin-coated polyimide) is also shown on Fig. 3. (right, blue
scale). QSCV measured value of capacitance is 1.9 pF, which corre-
sponds to k = 2.3. Equivalent Oxide Thickness (EOT) of the high-k
capacitor is 10 nm, while EOT of the low-k capacitor is 393 nm.
This huge difference in EOT is the result of higher dielectric con-
stant of HfO2 (18.6 compared to 2.3) but is also the result of higher
thickness of low-k dielectric (230 nm of polyimide compared to
50 nm of HfO2).
The continuity of pentacene layer on the high-k dielectric is
very satisfactory, having an average grain size of 50–100 nm, as
it is shown on Fig. 4; this result suggests that the high-k co-inte-
gration process with the pentacene shall provide devices with good
channel electrical properties.4. Dc electrical characterization in normal p-OFET mode
The reported high-k OFETs, fabricated with three-level aligned
stencil lithography have as smallest channel dimensions
W = 10 lm and L = 5 lm. The transfer characteristics in the normal
p-mode (bottom-gate voltage: VG < 0, drain voltage: VD < 0) show aof the double-gate pentacene TFTs.
11), doi:10.1016/j.mee.2010.12.086
Fig. 2. Photograph (left) of OFET devices on a ﬂexible substrate once detached of a carrier Si-wafer; also shown are other passive and test devices (high-k capacitors and
inductors) as well as small test circuits, co-integrated with the same process and schematic cross section (right) of a double-gate pentacene OFET with 50 nm HfO2 dielectric
for the bottom gate.
Fig. 3. Capacitance of high-k (red, left scale) and low-k dielectric (blue, right scale)
of 150  150 lm capacitors; 50 nm ALD grown HfO2, and 230 nm of spin-coated
polyimide. (For interpretation of the references in colour in this ﬁgure legend, the
reader is referred to the web version of this article.)
Fig. 4. AFM image of deposited pentacene taken from the middle of an OFET
channel (area: 2  2 lm).
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value of subthreshold slope, sub-1 V/decade (Fig. 5a) especially
after parylene D coating and fabrication of passivation-acting
top-gate Pt layer. Fig. 5a also shows the beneﬁcial effect of the par-
ylene coating and top-gate processing on the transistor ION/IOFF and
subthreshold swing characteristics, in agreement with other simi-
lar works [5,6,9]. Low-ﬁeld mobility is extracted using a standard
method ðID  g0:5m Þ applied for silicon MOSFETs [8] assuming that
there is no dependence of the contact resistances at the source
and drain on the gate voltage. The value obtained was
l0  2102 cm2/vs. This relatively low mobility value could be re-
lated to the presence of dielectric polar charges and other surface
charges in the conducting channel reducing the quality of the
pentacene/HfO2 interface, as reported earlier [4,10,11].
The output characteristics (Fig. 5b) of an OFET with channel
width W = 10 lm and channel length of L = 5 lm show excellent
linearity in the region of low VD, demonstrating good contact be-
tween Au and pentacene with low contact resistance [7] as well
as good saturation in the region of VD voltage bellow 6 V. Note
that in both transfer and output characteristic the transistor is
completely off for VG > 0 and conduction is enabled by applied neg-
ative gate voltages. However, a particular behavior exists for posi-
tive drain voltages, as it will be discussed in the next section.
5. Comparison and analysis of normal, FET-like versus reverse,
diode-like, device operation mode
First, it is important to notice that we call the ‘reverse’ mode of
operation of the p-type OFET the characteristics obtained at posi-
tive drain voltage, VD > 0, when the gate voltage can vary from po-
sitive to negative values. Further than the different drain voltage
sign, the major difference of the reverse mode operation is that
what was the drain in normal mode becomes source in reverse
mode and, therefore, the gate-to-source voltage is not ﬁxed any-
more as VDS changes.
In Fig. 6a and b we compare for the ﬁrst time the normal FET-
like and the reverse diode-like modes in the output characteristics,
in linear and semi-log scales, of a pentacene OFET under same
external applied biases on gate, drain and source (this last terminal
is always grounded) and ﬁnd that:
(a) The drain current can reach much higher values in reverse
mode at same external biases; (b) in contrast with the normal
mode the reverse mode is non-saturated, following the predictions
made in Deen’s theory. Fig. 6b depicts the existence of a threshold
voltage in the reverse mode characteristics, which makes it similar
to a diode-like operation, opening all the related types of analog
applications of diodes, in this particular mode.11), doi:10.1016/j.mee.2010.12.086
Fig. 5. (a) Transfer characteristics, ID–VG, of the fabricated OFET in successive steps: before and after parylene D coating, and after top gate deposition. The ﬁnal device has the
steepest OFF to ON transition, stable characteristics and low OFF current; (b) Output characteristics of an OFET with high-k gate dielectric, parylene D coating and top gate,
showing a very good p-OFET transistor behavior with well saturated output characteristics, supporting circuit design. The dimensions of the channel are W = 10 lm and
L = 5 lm.
Fig. 6. Linear (a) and semi-log (b) output characteristics (ID–VD) in normal (blue) VD < 0 and reverse (red) VD > 0 modes of OFET with W = 10 lm and L = 5 lm organic
transistor. A threshold voltage is identiﬁed in the reverse mode, with quasi-exponential subthreshold operation. (For interpretation of the references in colour in this ﬁgure
legend, the reader is referred to the web version of this article.)
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ﬁlm transistors based on in poly3-alkylthiophen thin ﬁlm ﬁeld-
effect transistors with gold contact electrodes and bottom contact
conﬁguration, Deen et al. have investigated the modeling of a sim-
ilar reverse mode operation, for VD > 0 and proposed an analytical
modeling based on the theory of space-charge-limited conduction
in OFETs, suggesting a non-saturated ID–VD.6. Conclusion
In this work double-gate architecture for pentacene OFETs fab-
ricated on ﬂexible substrate has been presented and its electrical
characteristic investigated. The major focus has been on the exper-
imental comparison between the normal FET-like (VD < 0) and re-
verse diode-like (VD > 0) modes of operation of the transistor. We
highlighted, for the ﬁrst time that under same external biases,
the reverse mode can offer drain current and transconductance
boosting compared to normal mode, with gain factors close to 2.
The reverse mode has a non-saturated behavior and shows an
equivalent threshold voltage and subthreshold regime, which
makes it similar to a diode-like mode for which many future
appropriate analog and RF applications can be identiﬁed.Please cite this article in press as: N.V. Cvetkovic et al., Microelectron. Eng. (20Acknowledgments
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